Oversampled sigma-delta modulation (SDM) is becoming a standard method for implementing high-resolution A/D and D/A converters in silicon. Digital decimation lters play a fundamental role in oversampled sigma-delta A/D decoders. In this paper, we rst show that weighted median ltering of a demodulated sequence (at the Nyquist rate) can be implemented concurrently in the A/D decoder. Through a simple modi cation of the binary time-series outputted by the A/D modulator, the sequence obtained after the SDM demodulator is shown to be equivalent to weighted median ltering the multilevel sequence at the Nyquist rate. Secondly, we show that weighted median (WM) lters can be used for SDM decimation lters and that these lters are readily implemented in the SDM binary domain. A very promising characteristic of SDM converters equipped with weighted median decimating lters is that sharp discontinuities (edges) can be preserved and acquired. Thus, the bandlimited constraint imposed on the input signals can be relaxed making SDM more attractive to A/D conversion of signals containing sharp transitions. The proposed signal processing algorithms, in essence, combine A/D sigma-delta converters and weighted median lters into a single programmable system. Finally, a joint WM lter and SDM A/D tunable converter equipped with WM decimating lters is presented.
Introduction
Oversampled sigma-delta modulation (SDM) is becoming a standard method for implementing high-resolution A/D and D/A converters in silicon 1]. Among the reasons of the increasing popularity of SDM are: (a) high resolution quantization is attained with simple circuits, (b) these are robust to circuit imperfections, (c) allows for speed vs. resolution tradeo s, and (d) lower cost of implementations. Sigma-delta modulation extends the concept of delta modulation by preemphasizing the low frequencies of the input by the use of an integrator. As a result, slope-overload and granular noise distortions, typical of delta modulation, are reduced. In addition, the de-emphasis (differentiator) required at the decoder, to account for the pre-emphasis placed at the input signal, cancels the integrator in the DM decoder, resulting in a much simpli ed decoder consisting of a low pass digital lter.
To describe the principles of SDM A/D converters, it is useful to cast them within the framework of conventional uniform quantizers 2 . A b-bit uniform quantizer Q x(n)] maps a real-valued input signal x(n) into one of 2 b quantization values. Let the range of the quantizer be X, then the quantizer step size is where = X 2 b . The quantizer error is e(n) = x(n)?Q x(n)] with ? =2 < e(n) =2 for x(n) 2 dynamic range. A simpli ed model assumes e(n) is an additive white noise term x q (n) = Q x(n)] = x(n) + e(n) with e(n) U(? =2; =2). The quantization noise power is 2 e = 2 12 . The signal to noise ratio can be shown to be SNR = 10 log 10 . Thus, the SNR increases approximately by 6 dB for each bit added to the quantization wordlength code.
When the analog input signal is sampled at 2RB (oversampled by R) and a uniform quantizer of b bits is applied, the power spectrum of x(n) is depicted in Fig. 1(a) . The quantization error embedded in the power spectrum S e (f) is now spread over a larger region but the signal power contained in S x (f) is still concentrated within its 2 In-depth reviews of SDM converters can be found in 1, 2]. Sigma delta A/D converters use oversampling in a more e cient way. The simplest SDM encoder is the so called single-loop sigma delta modulator whose discrete time circuit model is shown in Fig. 2 . The circuit consists of a one-bit quantizer inside a feedback loop and is operated at a higher rate than the Nyquist frequency (oversampling). Let f s and f N be the sampling frequency and the Nyquist frequency, respectively; the oversampling ratio is de ned as R = f s =f N . Let x c (t) and x(n) = x c (nT R ) be the input analog signal and the oversampled discrete-time sequence fed to the SDM encoder. T R is the oversampled sampling period. The sequence u(n) is the integrator state describing the output of the integrator. It is assumed that x(n) 2 ?b; b]. The binary quantizer is (1)
Single-loop sigma delta modulation encoding with oversampling ratio R.
The binary quantizer error sequence is (n) = Q u(n)] ? u(n), where (n) is approximated as i:i:d: The SDM output can be written as
which is the one-step delayed input sequence plus a rst-order di erence of the binary quantizer error. The power spectral density of N(n) = e(n) ? e(n ? 1), is S N (f) = 4 S e (f) sin 2 f f s ! (2) as depicted in Fig. 1 : For single-loop sigma-delta modulation, doubling the sampling frequency increases the SNR by 9 dB increasing the resolution by one and a half bits. For instance, 64 oversampling could yield a converter with 9 bits of e ective resolution. Higher performance can be attained if more complicated encoders, such as multi-stage or multi-loop SDM encoders are used 1, 3].
The SDM encoder outputs an oversampled binary sequence carrying the information sequence plus a noise term with well de ned spectral characteristics. For A/D conversion, 4 the SDM encoder must be followed by a decoder whose function is that of extracting and downsampling the information signal. From Fig. 1(b) it is clear that SDM decoding can be realized by a low-pass lter followed by a decimator. A simple implementation of the LPF is shown in Fig. 3 where comb lters are running average smoothers with uniform tap weights h(n) = 1=R, for n = 0; 1; ; R ? 1. The performance of SDM converters can be improved if the low-pass lter coe cients are optimized 1]. From the above, it is clear that digital decimation lters play a fundamental role in oversampled sigma-delta A/D decoders. In general, linear FIR digital lters are used in practice simply because these are easily implemented and can be designed to give good performance in terms of intermodulation and harmonic distortion 4]. Silicon implementations of SDM converters using linear FIR lters are readily available today. Data Translation, for example, o ers a 64 oversampling SDM encoder board with a \brick-wall" lter decoder attaining an e ective 14 bits of e ective resolution. Having good SDM converters equipped with linear FIR lter decoders available, it is logical to ask why nonlinear SDM decoders need to be considered. The quick answer to this question lies in that SDM encoders are nonlinear in nature and linear decoding leads to suboptimal extraction of the desired signal from the modulated sequence. This fact has motivated several authors to propose improved nonlinear decoders 5, 6]. Signi cant improvements in SNR over traditional linear SDM decoders can be attained. These, however, often come with the price of higher computational complexity.
In this paper we introduce a novel nonlinear class of SDM decoders based on weighted median (WM) decimating lters. These nonlinear decoders o er important attributes, some of which are not found with decoders using linear lters. In particular, (a) the nonlinear decoders are computationaly simple requiring no multiplication or division operations, (b) the decoders can jointly perform decoding and weighted median ltering of the data, and most signi cantly (c) the nonlinear decoders are able to accurately track signals with abrupt discontinuities and edges. Thus, the strong bandlimited constraint for traditional SDM A/D encoders is relaxed.
The paper is organized as follows: In Section 2 we show that weighted median ltering of a demodulated sequence (at the Nyquist rate) can be implemented concurrently in the A/D decoder. Through a simple modi cation of the binary time-series outputted by the A/D modulator, the sequence obtained after the SDM demodulator is shown to be equivalent to weighted median ltering the Nyquist-rate demodulated multilevel sequence.
In Section 3 we show that weighted median lters can be used for SDM decimation lters and that these lters are readily implemented in the SDM binary domain. Perhaps the most promising feature of WM lters for SDM converters is related to the bandlimited assumption of the input signals. In particular, we show that signals with sharp discontinuities (edges) can be accurately acquired by SMD converters equipped with WM decimating lters, even though the input signals are not restricted to be strictly bandlimited. On the other hand, SDM converters with linear FIR decimating lters fail in the acquisition of signals with these characteristics, as expected. These attributes of median decimating lters can lead to advances in SDM acquisition of video signals where edges are of particular importance.
Finally, in Section 4 we describe how weighted median ltering of a signal at the Nyquist rate can be implemented jointly with a SDM decoder which also uses a decimating WM lter. Thus, the signal processing algorithms, in essence, combine A/D sigma-delta converters and weighted median lters into a single programmable system. 6 2 Joint A/D SDM Converter and WM Filter Weighted Median lters have attracted a growing amount of interest in the past few years. They inherit the robustness and edge preserving characteristics of the median lter and resemble linear FIR lters in certain properties. WM lters o er much greater exibility in design speci cations than the median lter as their ltering behavior can be controlled by a set of weights. The relation of WM lters to the median lter is comparable to that of linear FIR lters to the average lter. In general, WM ltering is performed on discrete-time digital signals. In a SDM acquisition system, WM ltering would be performed at the Nyquist rate after the signal has been acquired, as depicted in Fig. 4 (a).
The study of WM lters relies on a theoretical tool called threshold decomposition which states that in order to analyze and design WM lters for arbitrary multilevel signals, it is often su cient to characterize the e ects of WM lters on binary signals 7, 8] . In fact, threshold decomposition is often used to implement the WM lter operation with simple threshold logic elements and thus avoids more computationally expensive sorting networks. This observation leads to a natural match of the binary sample spaces of SDM modulated signals q(n) with the binary threshold decomposition framework of WM lters. In this section we exploit this characteristic to develop a method in which the binary time-series outputted by the A/D modulator is modi ed such that the sequence obtained after the SDM demodulator is equivalent to weighted median ltering the acquired multilevel sequence. In essence, we are able to combine A/D sigma-delta converters and weighted median lters into a single programmable system as depicted in Fig. 4(b) .
The weighted median lter is a generalization of the median lter, where a nonnegative integer is assigned to each input sample in the observation window of the lter 9]. Given a discrete-time sequence fx(n)g, a lter observation window x = x(n?N); x(n?N +1); ; x(n?N)], and a corresponding set of integer-valued weights where x3w i denotes the replication operator x3w i = w i times z }| { x; x; ; x. The ltering operation can be stated as follows: sort the samples inside the lter window, duplicate each sample x(n ? i) to the number of the corresponding weight w ?i and choose the median value from the new sequence. In the above, the weights are restricted to be non-negative integers. A more general de nition of the WM lter where the coe cients are allowed to take on positive real values is possible and is easily implemented 10].
In the following, we derive the joint implementation of weighted median ltering and sigma-delta decoding. Analogous results where linear FIR lters are embedded in the binary domain of the SDM decoder are described in 11]. For the purpose of simplicity we assume that the SDM decoder has the structure shown in Fig. 3 . The proposed methods can be extended to more elaborate decoders but the notation becomes less tractable. From Fig. 3 , the sequence after the comb lter can be written aŝ
where Q i (n) = q(n ? i + 1), i = 1; ; R. The signal x d (n) obtained after comb ltering and decimating is given by
Having a representation of the SDM acquired signal sequence at the Nyquist rate fx d (n)g we form the corresponding weighted median ltered sequence as
where (6) is used in the last step above. At this point, in order to invoke the threshold decomposition property of median lters, it is convenient to perform the mapping Q(n) 2 (?1; +1) R ?! Q + (n) 2 (0; 1) R where the elements of Q + (n) are found as Q + i (n) = 1 2 (Q i (n) + 1): The signal y(n) + 1 can be expressed as
Note in (7) that y(n) + 1 is not altered if we modify the order in which the elements in each summation are added. We choose to sort the elements Q + 1 ( ); Q + 2 ( ); ; Q + R ( ) before these are summed leading to the ordered elements
Using the ordered sums, the output in (7) is found as
Each sum has ordered binary elements tting the framework of threshold decomposition 7, 8]. The threshold decomposition property states that an R + 1-valued variable x(n) 2 f0; 1; ; Rg can be decomposed into a set of R binary variables X (1) (n); X (2) (n); X (R) (n) satisfying the ordering X (1) (n) X (2) (n) X (R) (n); where the thresholded variables are de ned as
Furthermore, the decomposition can be reversed by the addition of the binary variables
If we run a weighted median lter on the binary variables X (m) (n) and sum the result, as in (2), we obtain the equivalent of running the weighted median on the multilevel signal x(n) 7, 8] . Threshold decomposition allows us to commute the WM lter operation in (8) with the sum leading to the SDM converter with the embedded WM lter:
The above joint WM lter-A/D converter can thus be implemented by a set of threshold gates (binary weighted medians), a comparator to reverse the threshold decomposition, and a decimator.
To illustrate the joint WM lter SDM decoder system, consider the signal x(t) = 0:7 cos(2 t) + 0:2 cos(20 t). Let x(n) be the Nyquist sampled and quantized signal using 32 bits of resolution. Filtering the discrete-time signal x(n) with a 25-long median lter we obtain y(n). Figure 5 (a) depicts the original digital signal (dotted) and the corresponding median ltered signal (solid). The \top shaving" ltering e ect of the median lter operation is a well known characteristic of this nonlinear lter. Next consider a sigma-delta A/D conversion of the signal x(t). Using a single-loop SDM encoder with an oversampling ratio R = 16 and the simple comb lter decoder shown in Fig. 3 , we obtain the Nyquist-rate digital signal shown in Fig. 5(b) (dotted) . If the binary time-series outputted by the A/D modulator is modi ed by the joint WM lter SDM decoder, the attained signal is shown in Fig. 5(b) (solid) . The output shows that we have e ectively performed a median lter operation on the demodulated signal. Comparing Figs. 5(a) and 5(b), the quantization distortion is clearly seen. While the signals in Fig. 5(a) render a 32-bit representation, the signals in Fig. 5(b) render less than 6-bits of accuracy. The apparent distortion in the ltered signal in Fig. 5(b) is due to the sigma-delta decoder process and not that of ltering. Figure 5 (c) shows the sigma-delta demodulated signal (dotted) and the joint median ltered/sigma-delta demodulated signal (solid) when the oversampling ratio is increased to R = 64 providing 3 bits of additional resolution. The signals here show very small distortion compared to those in Fig. 5(a) .
SDM Decoders Using Decimating Weighted Median Filters
In the previous section we have shown how we can encode the WM lter operation in the binary SDM signal. Here we further extend this concept and develop SDM decoders equipped with WM decimating lters for the attenuation of the high frequency noise.
To do this we consider a more practical decoder where the sampling rate is successively lowered in stages 1]. Candy proposes the cascade structure shown in Fig. 6 , where two comb lters in tandem are rst used prior to decimating the sigma-delta modulated signal down to four times the Nyquist frequency 1]. The intermediate frequency 4f N is chosen such that the frequency response of the comb lters is close to unity in the baseband and that the complexity of the baseband lter at the end is kept low. To decimate from the intermediate frequency to the Nyquist frequency, an accurate digital lter with at-passband and sharp rollo is needed. We next show that WM lters are well suited for the decimation lters in this multistage decoder, and that these are readily implemented in the binary domain of SDM signals. Referring to Fig. 6 , the sequence after the two-stages of comb ltering can be written asq (n) = 1 R 2
where R 1 = R=4 and R 2 = R 2 1 . The oversampled ltered signalq(n) is next decimated down by R=4
x q (n) =q(nR 1 )
= 1 R 2
Letting q(n) be the R 1 long observation vector q(n) = q(n); q(n ? 1); ; q(n ? R 1 + 1)] T : (13) De ne the R 2 long vector Q(n) as 
The signal x q (n) obtained after the two comb lters and the intermediate decimator is given by x q (n) = 1 R 2
At this point we utilize a WM lter to realize the intermediate LPF. 
Applying the threshold decomposition property in the above we get
The A/D SDM signal output is obtained by decimatingx q (n) by four
The multi-stage SDM decoder thus consists on a set of threshold gates (binary weighted medians), a comparator that reverses the threshold decomposition, and a decimator. The algorithm in (19) is general, in that we have not yet speci ed the lter weights. The lter weight optimization is an important task where a number of A/D performance measures are tuned for best performance. The design of SDM linear decimating lters, for instance, has been addressed by several authors as detailed in 1]. Although the optimization of the median lter weights in (19) is beyond the scope of this paper, we found that for a lter of size 5, the weight set f1=9; 2=9; 3=9; 2=9; 1=9g provided good results in our experiments. This set of \triangular-shaped" weights, in fact, is also commonly used with linear SDM decimating lters 1].
To illustrate the characteristics of weighted median lter decimation in sigma-delta A/D conversion, we consider the acquisition of: (A) DC signals and (B) a periodic square pulse train. The acquisition of DC signals via SDM has been extensively studied largely because of mathematical tractability. Periodic pulse train signals, on the other hand, have not been considered since these are not strictly bandlimited. As we will see here, median decimating lters in SDM provide advantages in the acquisition of signals having sharp discontinuities. The periodic pulse train is an example of such sequences. The examples to follow use the single-loop SDM structure shown in Fig. 2 . The decoder structure is that of Fig. 6 . The low-pass decimating lter in the second stage is implemented either through a linear FIR lter or through a weighted median lter.
DC Signals:
When the input to the SD modulator is a DC signal, the quantized signal bounces between two levels, keeping its mean equal to the input. The oscillation between levels is repetitive and the frequency of repetition depends on the input DC level 1]. When the repetition frequency lies inside the demodulator's passband, the acquired DC signal is noisier than when it lies outside the demodulators band. Thus, the A/D conversion error varies with the input DC level. Figure 7(a) shows the acquisition meansquare-error (dB) as a function of the DC input level for the SDM demodulator shown in Fig. 6 when a linear decimation lter is used (R = 40). If the algorithm in (19) is used instead of the traditional linear decimating lter, the resultant mean-square-error (dB) as a function of the DC input level is shown in Fig. 7(b) . On the average, linear decimating lters in SDM lead to smaller quantization error of DC signals. This is not surprising since the \averaging" behavior of the decimating comb lter will direct the output towards the desired DC level. The median decimating lter, on the other hand, selects one of the input samples as the output; consequently, the error is reduced only if the majority of the inputs samples is closer to the desired signal. This can be observed in a plurality of DC values where the error of the A/D conversion using a median decimating lter is smaller than the error obtained with linear decimating lters (see Fig. 7(b) ).
Square Pulse Train:
The desired signal in this case consists of a periodic square pulse train with period ten and pulse length ve. Even though this signal is not strictly bandlimited, the oversampled signal is obtained by zero-order interpolation. In this example, an oversampled ratio of 40 is used; thus, the signal at the input of the SDM Figure 7 : Noise from sigma-delta acquired DC inputs (DB). Quantization levels are at 1, and the noise is plotted for DC inputs between these levels using: (a) linear decimating lter, and (b) median decimating lter.
encoder is a periodic square pulse train with period 400 and pulse width 200. The demodulator structure is that of Fig. 6 where either a linear lter or an embedded median decimating lter are used. In either approach, the \triangular" weight set is used in order to obtain a fair comparison. Figure 8(a) depicts the original signal and the SDM acquired signal when a linear decimating lter is used. The amplitude of the pulse train is set to 0:83. In Fig. 8(a) , it can be seen that the reconstructed edge is blurred but once the DC level is acquired, the reconstruction is accurate, until the next edge is encountered. Figure 8(b) depicts the original signal and the SDM acquired signal when an embedded median decimating lter is used. It can be seen that the reconstructed signal accurately follows the original at the edges, but small artifacts are introduced around the DC portions of the signal. Figure 9 shows the acquisition error curves introduced by the two approaches. The edge distortion introduced with the former approach is clearly seen in this gure. Calculating the mean square error (MSE) attained with the linear decimating lter, we obtain 0:27642 whereas the MSE attained with the embedded median decimating lters is 0:00012.
It is interesting to note that if the amplitude of the periodic pulse train is varied, so does the corresponding reconstruction MSE. If we reduce the amplitude of the pulse train to 0:8, for instance, the mean square error (MSE) attained with the linear decimating lter is 0:25618 whereas the MSE attained with the embedded median decimating lters is 3:55271 10 ? 15 . The negligible distortion attained with the embedded median decimating lter approach in this case is due to the fact that it can track 0:8 DC levels more accurately than the 0:83 DC levels, as Fig. 7 shows. To get a more complete picture, Fig. 10 shows the acquisition MSE (DB) as the amplitude of the pulse train is varied from ?1 to 1. Note that the acquisition MSE, when linear decimating lters are used, increases as the magnitude of the square pulse train is ampli ed . This is expected since most of the error, in this case, occurs along the edges. Thus, if the amplitude of the edges is magni ed, so is the acquisition error. The acquisition MSE when the embedded median decimating lter is used, on the other hand, uctuates according to Figure 9 : Error between original periodic square wave and SDM acquired signal using a linear decimating lter (top). Error between original periodic square wave and SDM acquired signal using a median decimating lter.
the capability of the decoder to follow DC signals. In this case, the amplitude of the edges does not directly a ect the acquisition MSE.
Weighted Medians for Joint SDM Decimating and Filtering
In the previous sections we have shown that it is possible to encode a weighted median ltering operation inside the SDM decoder, and that weighted medians can also be used as decimating lters in SDM decoding. In this section, we show that the two can be combined into a single programmable system.
Let WM 1 be the weighted median decimating lter used in the SDM decoder. Moreover, let WM 2 be the weighted median lter acting on the output of the SDM A/D It is well know that a WM lter is equivalent to a self-dual Boolean function 12]. From the theory of threshold logic, it is also known that a cascade connection of self-dual The optimization of SDM decimation lters is an important issue not alluded to in this paper. While linear FIR SDM decimation lters have been extensively studied 1], optimization methods for weighted median lters can be readily used to design the weights in SDM WM decimating lters 10, 16] .
We have also shown that weighted median ltering of a demodulated sequence (at the Nyquist rate) can be implemented concurrently in the A/D decoder, also through a simple modi cation the binary sequence outputted by the A/D modulator. Finally, we showed how the above two concepts can be merged leading to a joint WM lter and SDM A/D tunable converter equipped with WM decimating lters.
